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Abstract The design of Systems-on-Chip is becoming an increasing difficult chal-
lenge due to the continuous exponential evolution of the targeted com-
plex architectures and applications. Thus, seamless methodologies and
tools are required to resolve the SoC design issues. This chapter presents
a high level component based approach for expressing system reconfig-
urability in SoC co-design. A generic model of reactive control is pre-
sented for Gaspard2, a SoC co-design framework. Control integration in
different levels of the framework is explored along with a comparison of
their advantages and disadvantages. Afterwards, control integration at
another high abstraction level is investigated which proves to be more
beneficial then the other alternatives. This integration allows to inte-
grate reconfigurability features in modern SoCs. Finally a case study
is presented for validation purposes. The presented works are based on
Model-Driven Engineering (MDE) and UML MARTE profile for mod-
eling and analysis of real-time embedded systems.
Keywords: SoC co-design, Component based approach, System adaptiv-
ity, Reactive control, Model-Driven Engineering, MARTE, UML,
FPGAs, Partial dynamic reconfiguration
21. Introduction
Since the early 2000s, Systems-on-chip (or SoCs) have emerged as a
new paradigm for embedded systems design. In a SoC, the computing
units: programmable processors; memories, I/O devices, etc., are all
integrated into a single chip. Moreover, multiple processors can be in-
tegrated into a SoC (Multiprocessor System-on-Chip, MPSoC) in which
the communication can be achieved through Networks-on-Chips (NoCs).
Some examples of domains where SoCs are used are: multimedia, auto-
motive, defense and medical applications.
SoC complexity and need of reconfiguration
As the computational power increases for SoCs, more functionalities
are expected to be integrated in these systems. As a result, more complex
software applications and hardware architectures are integrated, leading
to a system complexity issue which is one of the main hurdles faced
by designers. The fallout of this complexity is that the system design,
particularly software design, does not evolve at the same pace as that
of hardware. This has become a critical issue and has finally led to the
productivity gap.
Reconfigurability is also a critical issue for SoCs which must be able to
cope with end user environment and requirements. For instance, mode-
based control plays an important role in multimedia embedded systems
by allowing to describe Quality-of-Service (QoS) choices: 1) changes in
executing functionalities, e.g., color or black and white picture modes for
modern digital cameras; 2) changes due to resource constraints of tar-
geted platforms, for instance switching from a high memory consumption
mode to a smaller one; or 3) changes due to other environmental and
platform criteria such as communication quality and energy consump-
tion. A suitable control model must be generic enough to be applied to
both software and hardware design aspects.
The reduction in complexity of SoCs, while integrating mechanisms
of system reconfiguration in order to benefit from QoS criteria, offers an
interesting challenge. Several solutions are presented below.
Component based design
An effective solution to SoC co-design problem consists in raising the
design abstraction levels. This solution can be seen through a top-down
approach. The important requirement is to find efficient design method-
ologies that raise the design abstraction levels to reduce overall SoC
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complexity. They should also be able to express the control to integrate
reconfigurability features in modern embedded systems.
Component based design is also a promising alternative. This ap-
proach increases productivity of software developers by reducing the
amount of efforts needed to develop and maintain complex systems [E.
03]. It offers two main benefits. First, it offers an incremental or bottom-
up system design approach permitting to create complex systems, while
making system verification and maintenance more tractable. Secondly,
this approach allows reuse of development efforts as component can be
re-utilized across different software products.
Controlling system reconfiguration in SoCs can be expressed via dif-
ferent component models. Automata based control is seen as promising
as it incorporates aspects of modularity that is present in component
based approaches. Once a suitable control model is chosen, implemen-
tation of these reconfigurable SoC systems can be carried out via Field
Programmable Gate Arrays (or FPGAs). FPGAs are inherently recon-
figurable in nature. State of the art FPGAs can change their function-
ality at runtime, known as Partial Dynamic Reconfiguration (PDR) [P.
06]. These FPGAs also support internal self dynamic reconfiguration, in
which an internal controller (a hardcore/softcore embedded processor)
manages the reconfiguration aspects.
Finally the usage of high level component based design approach in de-
velopment of real-time embedded systems is also increasing to address
the compatibility issues related to SoC co-design. High abstraction level
SoC co-modeling design approaches have been developed in this con-
text, such as Model-Driven Engineering (MDE) [OMG07] that specify
the system using the UML graphical language. MDE enables high level
system modeling (of both software and hardware), with the possibility of
integrating heterogeneous components into the system. Model transfor-
mations [T. 06] can be carried out to generate executable models from
high level models. MDE is supported by several standards and tools.
Our contribution relates to the proposal of a high level component
based SoC co-design framework which has been integrated with suitable
control models for expressing reconfigurability. The control models are
first explored at different system design levels along with a brief com-
parison. Afterwards, the control model is explored at another design
abstraction level that permits to link the system components with re-
spective implementations. This control model proves more beneficial as
it allows to exploit reconfigurability features in SoC by means of partial
dynamic reconfiguration in FPGAs. Finally a case study is illustrated
which validates our design methodology.
4The plan of the chapter is as follows. Section 2 gives an overview of
some related works while section 3 defines the notions associated with
component based approaches. Section 4 introduces our SoC co-design
framework while section 5 illustrates a reactive control model. Section
6 compares control models at different levels in our framework. Section
7 provides a more beneficial control model in our framework, illustrated
with a case study. Finally section 8 gives the conclusion.
2. Related works
There are several works that use component based high abstraction
level methodologies for defining embedded systems. MoPCoM [A. 08c]
is a project that targets modeling and code generation of embedded sys-
tems using the block diagrams present in SysML which can be viewed
as components. In [F. 08], a SynDEx based design flow is presented to
manage SoC reconfigurability via implementation in FPGAs, with the
application and architecture parts modeled as components. Similarly
in [Gra08], a component based UML profile is described along with a
tool set for modeling, verification and simulation of real-time embed-
ded systems. Reconfiguration in SoC can be related to available system
resources such as available memory, computation capacity and power
consumption. An example of a component based approach with adap-
tation mechanisms is provided in [SA00]; e.g. for switching between
resources [BAP05].
In [Lat99],[SKM01], the authors concentrate on verification of real-
time embedded systems in which the control is specified at a high ab-
straction level via UML state machines and collaborations; by using
model checking. However, control methodologies vary in nature as they
can be expressed via different forms such as Petri Nets [B. 04], or other
formalisms such as mode automata [MR98].
Mode automata extend synchronous dataflow languages with an im-
perative style, but without many modifications of language style and
structure [MR98]. They are mainly composed of modes and transitions.
In an automaton, each mode has the same interface. Equations are
specified in modes. Transitions are associated with conditions, which
serve to act as triggers. Mode automata can be composed together in
either in parallel or hierarchical manner. They enable formal validation
by using the synchronous technology. Among existing UML based ap-
proaches allowing for design verification are the Omega project [Gra08]
and Diplodocus [AMAB+06]. These approaches essentially utilize model
checking and theorem proving.
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In the domain of dynamically reconfigurable FPGA based SoCs, Xil-
inx initially proposed two design flows, which were not very effective
leading to new alternatives. An effective modular approach for 2-D
shaped reconfigurable modules was presented in [P. 05]. [J. 03] im-
plemented modular reconfiguration using a horizontal slice based bus
macro in order to connect the static and partial regions. They then
placed arbitrary 2-dimensional rectangular shaped modules using rout-
ing primitives [M. 06]. This approach has been further refined in [C. 08].
In 2006, Xilinx introduced the Early Access Partial Reconfiguration De-
sign Flow [Xil06] that integrated concepts of [P. 05] and [J. 03]. Works
such as [Bay08],[K. 07] focus on implementing softcore internal config-
uration ports on Xilinx FPGAs such as Spartan-3, that do not have
the hardware Internal Configuration Access Port (ICAP) reconfigurable
core, for implementing PDR. Contributions such as introduced in [C.
07] and [A. 08a], illustrate usage of customized ICAPs. Finally in [R.
06], the ICAP reconfigurable core is connected with Networks-on-chip
(NoC) implemented on dynamically reconfigurable FPGAs.
In comparison to the above related works, our proposition takes into
account the following domains: SoC co-design, control/data flow, MDE,
UMLMARTE profile, SoC reconfigurability andPDR for FPGAs; which
is the novelty of our design framework.
3. Components
Components are widely used in the domain of component based soft-
ware development or component based software engineering. The key
concept is to visualize the system as a collection of components [E. 03].
A widely accepted definition of components in software domain is given
by Szyperski in [Szy98]:
A component is a unit of composition with contractually specified
interfaces and fully explicit context dependencies that can be deployed
independently, and is subject to third-party composition.
In the software engineering discipline, a component is viewed as a
representation of a self-contained part or subsystem; and serves as a
building block for designing a complex global system. A component can
provide or require services to its environment via well-specified inter-
faces [E. 03]. These interfaces can be related to ports of the component.
Development of these components must be separated from the develop-
ment of the system containing these modules. Thus components can be
used in different contexts, facilitating their reuse.
6The definition given by Szyperski permits to separate the component
behavior and the component interface. Component behavior defines the
functionality or the executable realization of a component. This can
be viewed as associating the component with an implementation such
as compilable code, binary form, etc.; depending upon the component
model. This notion enables to link the component to user defined or third
party implementations or intellectual properties (IPs). A component
interface represents the properties of the component that are externally
visible to other parts of the system.
Two basic prerequisites permit integration and execution of compo-
nents. A component model defines the semantics that components must
follow for their proper evolution [E. 03]. A component infrastructure
is the design-time and run-time infrastructure that allows interaction
between components and manages their assembly and resources. Obvi-
ously, there is a correspondence between a component model and the
supporting mechanisms and services of a component framework.
Typically, in languages such as Architecture Definition Languages
(ADLs), description of system architectures is carried out via compo-
sitions of hardware and software modules. These components follow a
component model; and the interaction between components is managed
by a component infrastructure [L. 98].
For describing hardware components in embedded systems, several
critical properties, such as timing, performance and energy consumption,
depend on characteristics of the underlying hardware platform. These
extra functional properties such as performance cannot be specified for
a software component but are critical for defining a hardware platform.
Component models
A component model determines the behavior of components within
a component framework. It states what it means for a component to
implement a given interface, it also imposes constraints such as defining
communication protocols between components etc. [E. 03]. We have
already briefly described the use of components in software engineering.
There exit many component models such as COM (Component Object
Model), CORBA, EJB and .NET. Each of these models have distinct
semantics which may render them incompatible with other component
models. As these models prove more and more useful for the design, de-
velopment and verification of complex software systems, more and more
research is being carried out by hardware designers in order to utilize
the existing concepts present in software engineering for facilitating the
development of complex hardware platforms.
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Already hardware and system description languages such as VHDL
and SystemC which support incremental modular structural concepts
can be used to model embedded systems and SoCs in a modular way.
Component Infrastructure
A component infrastructure provides a wide variety of services to en-
force and support component models. Using an simple analogy, compo-
nents are to infrastructures what processes are to an operating system.
A component infrastructure manages the resources shared by the dif-
ferent components [E. 03]. It also provides the underlying mechanisms
that allow component interactions and final assembly. Components can
be either homogeneous: having the same functionality model but not
the same behavior; or heterogeneous. Examples of homogeneous com-
ponents can be found in systems such as grids and cubes of computing
units. In systems such at TILE64 [ea08], homogeneous instances of pro-
cessing units are connected together by communication media. These
types of systems are partially homogeneous concerning the computation
units but heterogeneous in terms of their interconnections. Nowadays,
modern embedded systems are mainly composed of heterogeneous com-
ponents. Correct assembly of these components must be ensured to
obtain the desired interactions. A lot of research has been carried out
to ensure the correctness of interface composition in heterogeneous com-
ponent models. Enriching the interface properties of a same component
enables in addressing different aspects, such as timing and power con-
sumption [DHJP08]. The semantics related to component assembly can
be selected by designers according to their system requirements. The
assembly can be either static or dynamic in nature.
Towards SoC co-design
It is obvious that in the context of embedded systems, information
related to hardware platforms must be added to component infrastruc-
tures. Properties such as timing constraints and resource utilization are
some of the integral aspects. However, as different design platforms use
different component models for describing their customized components,
there is a lack of consensus on the development of components for real-
time embedded systems. Similarly interaction and interfacing of the
components is another key concept.
Dynamic reconfiguration. Dynamic reconfiguration of compo-
nent structure depends on the context required by designer and can be
determined by different Quality-of-Service (QoS) criteria. The dynamic
8aspects may require the integration of a controller component for man-
aging the overall reconfiguration. The semantics related to component
infrastructure must take into consideration several key issues: instan-
tiation and termination of these components, deletion in case of user
requirement etc. Similarly communication mechanisms such as message
passing, operation calls can be chosen for inter and intra communication
(in case of composition hierarchy) of components.
In case of embedded systems, a suitable example can be of FPGAs.
These reconfigurable architectures are mainly composed of heteroge-
neous components, such as processors, memories, peripherals, I/O de-
vices, clocks and communication media such as buses and Network-on-
Chips. For carrying out internal dynamic reconfiguration, a controller
component: in the form of a hard/soft core processor, can be integrated
into the system for managing the overall reconfiguration process.
4. Gaspard2: a SoC Co-Design Framework
Gaspard2 [DaR09],[A. 08b] is a SoC co-design framework dedicated
to parallel hardware and software and is based on the classical Y-chart
[D.D83]. One of the most important features of Gaspard2 is its ability
for system co-modeling at a high abstraction level. Gaspard2 uses the
Model-Driven Engineering methodology to model real-time embedded
systems using the UML MARTE profile [OMG]; and UML graphical
tools and technologies such as Papyrus and Eclipse Modeling Framework.
Figure 1.1 shows a global view of the Gaspard2 framework. Gaspard2
enables to model software applications, hardware architectures and their
allocations in a concurrent manner. Once models of software applica-
tions and hardware architectures are defined, the functional parts (such
as application tasks and data) can be mapped onto hardware resources
(such as processors and memories) via allocation(s). Gaspard2 also in-
troduces a deployment level that allows to link hardware and software
components with intellectual properties (IPs). This level is elaborated
later in section 7.
For the purpose of automatic code generation from high level mod-
els, Gaspard2 adopts MDE model transformations (model to model and
model to text transformations) towards different execution platforms,
such as targeted towards synchronous domain for validation and analy-
sis purposes [GRY+08b]; or FPGA synthesis related to partial dynamic
reconfiguration [QMMD09], as shown in Figure 1.1. Model transfor-
mation chains allow moving from high abstraction levels to low enriched
levels. Usually, the initial high level models contain only domain-specific
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Figure 1.1. A global view of the Gaspard2 framework
concepts, while technological concepts are introduced seamlessly in the
intermediate levels.
5. A reactive control model
We first describe the generic control semantics which can be inte-
grated into the different levels (application, architecture and allocation)
in SoC co-design. Several basic control concepts, such as Mode Switch
Component and State Graphs are presented first. Then a basic compo-
sition of these concepts, which builds the mode automata, is discussed.
This modeling derives from mode concepts in mode automata. The no-
tion of exclusion among modes helps to separate different computations.
As a result, programs are well structured and fault risk is reduced. We
then use the Gaspard2 SoC co-design framework for utilization of these
concepts.
10
Modes
A mode is a distinct method of operation that produces different re-
sults depending upon the user inputs. A mode switch component in
Gaspard2 contains at least more than one mode; and offers a switch
functionality that chooses execution of one mode, among several alter-
native present modes [O. 05]. The mode switch component in Figure 1.2
illustrates such a component having a window with multiple tabs and
interfaces. For instance, it has an m (mode value input) port as well
as several data input and output ports, i.e., id and od respectively. The
switch between the different modes is carried out according to the mode
value received through m.
The modes, M1, ..., Mn, in the mode switch component are identified
by the mode values: m1, ..., mn. Each mode can be hierarchical, repet-
itive or elementary in nature; and transforms the input data id into the
output data od. All modes have the same interface (i.e. id and od ports).
The activation of a mode relies on the reception of mode value mk by
the mode switch component through m. For any received mode value
mk, the mode runs exclusively. It should be noted that only mode value
ports, i.e., m; are compulsory for creation of a mode switch component,
as shown in Figure 1.2. Thus other type of ports are represented with
dashed lines.
State graphs
A state graph in Gaspard2 is similar to state charts [Har87], which
are used to model the system behavior using a state-based approach. It
can be expressed as a graphical representation of transition functions as
discussed in [GRY08a]. A state graph is composed of a set of vertices,
which are called states. A state connects with other states through
directed edges. These edges are called transitions. Transitions can be
conditioned by some events or Boolean expressions. A special label all,
on a transition outgoing from state s, indicates any other events that
do not satisfy the conditions on other outgoing transitions from s. Each
state is associated with some mode value specifications that provide
mode values for the state. A state graph in Gaspard2 is associated with
a Gaspard State Graph as shown in Figure 1.2.
Combining modes and state graphs
Once mode switch components and state graphs are introduced, a
MACRO component can be used to compose them together. The MACRO
in Figure 1.2 illustrates one possible composition. In this component,
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the Gaspard state graph produces a mode value (or a set of mode val-
ues) and sends it (them) to the mode switch component. The latter
switches the modes accordingly. Some data dependencies (or connec-
tions) between these components are not always necessary, for example,
the data dependency between Id and id. They are drawn with dashed
lines in Figure 1.2. The illustrated figure is used as a basic composition,
however, other compositions are also possible, for instance, one Gaspard
state graph can control several mode switch components [QMD09].
Figure 1.2. An example of a macro structure
6. Control at different system design levels
The previously mentioned control mechanisms can be integrated in
different levels in a SoC co-design environment. We first analyze the
control integration at the application, architecture and allocation levels
in the particular case of the Gaspard2 framework, followed by a com-
parison of the three approaches.
Generic modeling concepts
We first present some concepts which are used in the modeling of mode
automata. Gaspard2 uses the Repetitive Structure Modeling (RSM)
package in the MARTE UML profile to model intensive data-parallel pro-
cessing applications. RSM is based on Array-OL [Bou07] that describes
the potential parallelism in a system; and is dedicated to data intensive
multidimensional signal processing. In Gaspard2, data are manipulated
in the form of multidimensional arrays. For an application functionality,
both data parallelism and task parallelism can be expressed easily via
RSM. A repetitive component expresses the data parallelism in an
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application: in the form of sets of input and output patterns consumed
and produced by the repetitions of the interior part. It represents a
regular scalable component infrastructure. A hierarchical component
contains several parts. It allows to define complex functionalities in a
modular way and provides a structural aspect of the application. Specif-
ically, task parallelism can be described using a hierarchical component
in our framework.
The basic concepts of Gaspard2 control have been presented in Sec-
tion V, but its complete semantics have not been provided. Hence, we
propose to integrate mode automata semantics in the control. This
choice is made to remove design ambiguity, enable desired properties
and to enhance correctness and verifiability in the design. In addition
to previously mentioned control concepts, three additional constructs as
present in the RSM package in MARTE, namely the Interrepetition
dependency (IRD), the tiler connector and defaultLink are used to
build mode automata.
A tiler connector describes the tiling of produced and consumed ar-
rays and thus defines the shape of a data pattern. The Interrepetition
dependency is used to specify an acyclic dependency among the repeti-
tions of the same component, compared to a tiler, which describes the
dependency between the repeated component and its owner component.
The interrepetition dependency specification leads to the sequential ex-
ecution of repetitions. A defaultLink provides a default value for rep-
etitions linked with an interrepetition dependency, with the condition
that the source of dependency is absent.
The introduction of an interrepetition dependency serializes the rep-
etitions and data can be conveyed between these repetitions. Hence, it
is possible to establish mode automata from Gaspard2 control model,
which requires two subsequent steps. First, the internal structure of
Gaspard Mode Automata is presented by the MACRO component illus-
trated in Figure 1.2. The Gaspard state graph in the macro acts as
a state-based controller and the mode switch component achieves the
mode switch function. Secondly, interrepetition dependency specifica-
tions should be specified for the macro when it is placed in a repetitive
context. The reasons are as follows. The macro structure represents
only a single transition between states. In order to execute continu-
ous transitions as present in automata, the macro should be repeated
to have multiple transitions. An interrepetition dependency forces the
continuous sequential execution. This allows the construction of mode
automata which can be then executed.
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Application level
With previous presented constructs, the modeling of Gaspard mode
automata, which can be eventually translated into synchronous mode
automata [MR98], is illustrated with an example in Figure 1.3, where the
assembly of these constructs is presented. An interrepetition dependency
connects the repetitions of MACRO and conveys the current state. It thus
sends the target state of one repetition as the source state for the next
repetition of the macro component as indicated by the value of -1. The
states and transitions of the automata are encapsulated in the Gaspard
state graph. The data computations inside a mode are set in the mode
switch component. The detailed formal semantics related to Gaspard
mode automata can be found in [GRY08a]. It should be noted that
parallel and hierarchical mode automata can also be constructed using
the control semantics.
Figure 1.3. The macro structure in a repetitive component
The proposed control model enables the specification of system re-
configurability at the application level [H. 08]. Each mode in the switch
can have different effects with regards to environmental or platform re-
quirements. A mode represents a distinct algorithm to implement the
same functionality as others. Each mode can have a different demand of
memory, CPU load, etc. Environmental changes/platform requirements
are captured as events; and taken as inputs of the control.
Architecture level
Gaspard2 uses the Hardware Resource Modeling (or HRM) package in
the MARTE profile in combination with the RSM package to model large
regular hardware architectures (such as multiprocessor architectures) in
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a compact manner. Complex interconnection topologies can also be
modeled via Gaspard2 [I.-08].
Control semantics can also be applied on to the architectural level in
Gaspard2. As compared to the integration of control in other modeling
levels (such as application and allocation), the control in architecture
is more flexible and can be implemented in several forms. A controller
can modify the structure of the architecture in question such as modi-
fying the communication interconnections. The structure can be either
modified globally or partially. In case of a global modification, the re-
configuration is viewed as static and the controller is present exterior
to the targeted architecture. If the controller is present inside the ar-
chitecture, then the reconfiguration is partial and could result in partial
dynamic reconfiguration. However, the controller can be related to both
the structural and behavioral aspects of the architecture. An example
can be of a controller unit present inside a processing unit in the archi-
tecture for managing Dynamic frequency scaling [YHBM02] or Dynamic
voltage scaling [IKH01]. These techniques allow power conservation by
reducing the frequency or the voltage of an executing processor.
Allocation level
Gaspard2 uses the Allocation Modeling package (Alloc) to allocate
SoC applications on to the targeted hardware architectures. Allocation
in MARTE can be either spatial or temporal in nature [OMG].
Control at the allocation level can be used to decrease the number
of active executing computing units to reduce the overall power con-
sumption levels. Tasks of an application that are executing parallely
on processing units may produce the desired computation at an optimal
processing speed, but might consume more power, depending upon the
inter-communication between the system. Modification of the allocation
of the application on to the architecture can produce different combi-
nations and different end results. A task may be switched to another
processing unit that consumes less power, similarly, all tasks can be
associated on to a single processing unit resulting in a temporal alloca-
tion as compared to a spatial one. This strategy may reduce the power
consumption levels along with decrease in the processing speed. Thus
allocation level allows to incorporate Design Space Exploration (DSE)
aspects which in turn can be manipulated by the designers depending
upon their chosen QoS criteria.
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Comparison of control at the three levels
Integrating control at different aspects of system (application, archi-
tecture and allocation) has its advantages and disadvantages as briefly
shown in the Figure 1.4. With respect to control integration, we are
mainly concerned with several aspects such as the range of impact on
other modeling levels. We define the impact range as either local or
global, with the former only affecting the concerned modeling level while
the later having consequences on other modeling levels. These con-
sequences may vary and cause changes in either functional or non-
functional aspects of the system. The modification in application may
arise due to QoS criteria such as switching from a high resolution mode
to a lower one in a video processing functionality. However, the control
model may have consequences, as change in an application functionality
or its structure may not have the intended end results.
Control integration in an architecture can have several possibilities.
The control can be mainly concerned with modification of the hard-
ware parameters such as voltage and frequency for manipulating power
consumption levels. This type of control is local and mainly used for
QoS, while the second type of control can be used to modify the system
structure either globally or partially. This in turn can influence other
modeling levels such as the allocation. Thus allocation needs to be mod-
ified every single time when there is a modification in the structure of
the execution platform.
Figure 1.4. Overview of control on the first three levels of a SoC framework
Control at the allocation is local only when both the application and
architecture models have been pre-defined to be static in nature which
is rarely the actual scenario. If either the application or the architecture
is changed, the allocation must be adapted accordingly.
It is also possible to form a merged control by combining the control
models at different aspects of the system to form a mixed-level control
approach. However, detailed analysis is needed to ensure that any com-
bination of control levels does not cause any unwanted consequences.
This is also a tedious task. During analysis, several aspects have to be
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monitored, such as ensuring that no conflicts arise due to a merged ap-
proach. Similarly, redundancy should be avoided: if an application con-
trol and architecture control produce the same result separately; then
suppression of control from one of these levels is warranted. However,
this may also lead to an instability in the system. It may be also possible
to create a global controller that is responsible for synchronizing various
local control mechanisms. However, clear semantics must be defined for
the composition of the global controller which could lead to an overall
increase in design complexity.
The global impact of any control model is undesirable as the model-
ing approach becomes more complex and several high abstraction levels
need to be managed. A local approach is more desirable as it does not
affect any other modeling level. However, in each of the above mentioned
control models, strict conditions must be fulfilled for their construction.
These conditions may not be met depending upon the designer environ-
ment. Thus an ideal control model is one that has only a local impact
range and does not have any strict construction conditions.
7. Control at Deployment level
In this section we explain control integration at another abstraction
level in SoC co-design. This level deals with linking the modeled appli-
cation and architecture components to their respective IPs. We explain
the component model of this deployment level in the particular case of
the Gaspard2 framework within the context of dynamic reconfiguration.
For dynamic reconfiguration in modern SoCs, an embedded controller
is essential for managing a dynamically reconfigurable region. This com-
ponent is usually associated with some control semantics such as state
machines, Petri nets etc. The controller normally has two functionalities:
one responsible for communicating with the FPGA Internal Configura-
tion Access Port hardware reconfigurable core or ICAP [B. 03] that han-
dles the actual FPGA switching; and a state machine part for switching
between the available configurations. The first functionality is written
manually due to some low level technological details which cannot be
expressed via a high level modeling approach.
The control at the deployment level is utilized to generate the sec-
ond functionality automatically via model transformations. Finally the
two parts can be used to implement partial dynamic reconfiguration in
an FPGA that can be divided into several static/reconfigurable regions.
A reconfigurable region can have several implementations, with each
having the same interface, and can be viewed as a mode switch com-
ponent with different modes. In our design flow, this dynamic region
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is generated from the high abstraction levels, i.e., a complex Gaspard2
application specified using the MARTE profile. Using the control as-
pects in the subsequently explained Gaspard2 deployment level, it is
possible to create different configurations of the modeled application.
Afterwards, using model transformations, the application can be trans-
formed into a hardware functionality, i.e., a dynamically reconfigurable
hardware accelerator, with the modeled application configurations serv-
ing as different implementations related to the hardware accelerator.
We now present integration of the control model at the deployment
level. We first explain the deployment level in Gaspard and our exten-
sions followed by the control model.
Deployment in Gaspard2
Figure 1.5. Deployment of an elementary dotProduct component in Gaspard2
The Gaspard2 deployment level enables one to precise a specific IP
for each elementary component of application or architecture, among
several possibilities [APN+07]. The reason is that in SoC design, a
functionality can be implemented in different ways. For example, an
application functionality can either be optimized for a processor, thus
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written in C/C++, or implemented as a hardware accelerator using
Hardware Description Languages (HDLs). Hence the deployment level
differentiates between the hardware and software functionalities; and
allows moving from platform-independent high level models to platform-
dependent models for eventual implementation. We now present a brief
overview of the deployment concepts.
A VirtualIP expresses the functionality of an elementary component,
independently from the compilation target. For an elementary compo-
nent K, it associates K with all its possible IPs. The desired IP(s) is
(are) then selected by the SoC designer by linking it (them) to K via an
implements dependency. Finally, the CodeFile (not illustrated in the
chapter) determines the physical path related to the source/binary code
of an IP, along with required compilation options.
Multi-Configuration approach
Currently in deployment level, an elementary component can be as-
sociated with only one IP among the different available choices (if any).
Thus the result of the application/architecture (or the mapping of the
two forming the overall system) is a static one. This collective composi-
tion is termed as a Configuration.
Integrating control in deployment allows to create several configu-
rations related to the modeled application for the final realization in
an FPGA. Each configuration is viewed as a collection of different IPs,
with each IP associated with its respective elementary component. The
end result being that one application model is transformed by means of
model transformations and intermediate metamodels into a dynamically
reconfigurable hardware accelerator, having different implementations
equivalent to the modeled application configurations.
A Configuration has the following attributes. The name attribute
helps to clarify the configuration name given by a SoC designer. The
ConfigurationID attribute permits to assign unique values to each of the
modeled Configuration, which in turn are used by the control aspects
presented earlier. Theses values are used by a Gaspard state graph
to produce the mode values associated with its corresponding Gaspard
state graph component. These mode values are then sent to a mode
switch component which matches the values with the names of its re-
lated collaborations as explained in [QMD09]. If there is a match, the
mode switch component switches to the required configuration. The
InitialConfiguration attribute sets a Boolean value to a configuration to
indicate if it is the initial configuration to be loaded onto the target
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FPGA. This attribute also helps to determine the initial state of the
Gaspard state graph.
An elementary component can also be associated with the same IP
in different configurations. This point is very relevant to the semantics
of partial bitstreams, e.g., FPGA configuration files for partial dynamic
reconfiguration, supporting glitchless dynamic reconfiguration: if a con-
figuration bit holds the same value before and after reconfiguration, the
resource controlled by that bit does not experience any discontinuity in
operation. If the same IP for an elementary component is present in
several configurations, that IP is not changed during reconfiguration.
It is thus possible to link several IPs with a corresponding elementary
component; and each link relates to a unique configuration. We apply a
condition that for any n number of configurations with each having m
elementary components, each elementary component of a configuration
must have at least one IP. This allows successful creation of a complete
configuration for eventual final FPGA synthesis.
Figure 1.6. Abstract overview of configurations in deployment
Figure 1.6 represents an abstract overview of the configuration mech-
anism introduced at the deployment level. We consider a hypotheti-
cal Gaspard2 application having three elementary components EC X,
EC Y and EC Z, having available implementations IPX1, IPX2, IPY1,
IPY2 and IPZ1 respectively. For the sake of clarity, this abstract rep-
resentation omits several modeling concepts such as VirtualIP and
Implements. However, this representation is very close to UML model-
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ing as presented earlier in the chapter. A change in associated implemen-
tation of any of these elementary components may produces a different
end result related to the overall functionality, and different QoS criteria
such as effectively consumed FPGA resources.
Here two configurations Configuration C1 and Configuration C2 are
illustrated in the figure. Configuration C1 is selected as the initial con-
figuration and has associated IPs: IPX1, IPY1 and IPZ1. Similarly
Configuration C2 also has its associated IPs. This figure illustrates all
the possibilities: an IP can be globally or partially shared between dif-
ferent configurations: such as IPX1 ; or may not be included at all in a
configuration, e.g., case of IPX2.
Once the different implementations are created by means of model
transformations, each implementation is treated as a source for a partial
bitstream. A bitstream contains packets of FPGA configuration control
information as well as the configuration data. Each partial bitstream
signifies a unique implementation, related to the reconfigurable hardware
accelerator which is connected to an embedded controller. While this
extension allows to create different configurations, the state machine
part of the controller is created manually. For automatic generation of
this functionality, the deployment extensions are not sufficient. We then
make use of the earlier control semantics at the deployment level.
Implementation
Once control has been integrated at deployment level, it helps to
switch between the different modeled configurations [QMMD09]. The
configurations relate to a Gaspard2 application modeled at the high ab-
straction levels. This application is transformed into a hardware func-
tionality, i.e., a hardware accelerator, by means of the model transfor-
mations, as stated earlier.
The application targeted for the validation of our methodology is a
delay estimation correlation module integrated in an anti-collision radar
detection system. Our radar uses a PRBS (Pseudorandom binary se-
quence) of length of 127 chips. In order to produce a computation
result, the algorithm requires 127 multiplications between the 127 el-
ements of the reference code that is generated via MATLAB and the
last 127 received samples. The result of this multiplication produces 64
data elements. The sum of these 64 data elements produces the final
result. This result can be sent as input to other parts of our radar de-
tection system [QEMD09] in order to detect the nearest object. The
different configurations related to our application change the IPs related
to the elementary components, which in turn allow us to manipulate
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different QoS criteria such as consumed FPGA resources and overall en-
ergy consumption levels. The partially reconfigurable system has been
implemented on a Xilinx XC2VP30 Virtex-II Pro FPGA with a hardcore
PowerPC 405 processor as a reconfiguration controller with a frequency
of 100 MHz. We implemented two configurations on the targeted archi-
tecture, two with different IPs related to an multiplication elementary
component in the application and a blank configuration. The results are
shown in Figure 1.7.
Figure 1.7. An overview of the obtained results
Advantages of control deployment level
The advantage of using control at deployment is that the impact level
remains local and there is no influence on other modeling levels. Another
advantage is that the application, architecture and allocation models can
be reused again and only the necessary IPs are modified. As we vali-
date our methodology by implementing partial dynamic reconfigurable
FPGAs, we need to clarify about the option of choosing mode-automata.
Many different approaches exist for expressing control semantics, mode
automata were selected as they clearly separate control/data flow. They
also adapt a state based approach facilitating seamless integration in
our framework; and can be expressed at the MARTE specification lev-
els. The same control semantics are then used throughout our framework
to provide a single homogeneous approach. With regards to partial dy-
namic reconfiguration, different implementations of a reconfigurable re-
gion must have the same external interface for integration with the static
region at run-time. Mode automata control semantics can express the
different implementations collectively via the concept of a mode switch,
which can be expressed graphically at high abstraction levels using the
concept of a mode switch component. Similarly a state graph compo-
nent expresses the controller responsible for the context switch between
the different configurations.
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8. Conclusion
This chapter presents a high abstraction level component based ap-
proach integrated in Gaspard2, a SoC co-design framework compliant
with the MARTE standard. The control model is based on mode au-
tomata, and takes task and data parallelism into account. The control
semantics can be integrated into various levels in Gaspard2. We com-
pare the different approaches with respect to different criteria such as
impact on other modeling levels. Control integration in application level
allows dynamic context switching. In addition, safety of the control can
be checked by tools associated with synchronous languages when the
high-level model is transformed into synchronous code. Control at the
architectural level can be concerned with QoS criteria as well as struc-
tural aspects. Similarly, control at the allocation level offers advantages
of Design Space Exploration. Finally we present control semantics in the
deployment level which offer reuse of application, architecture and allo-
cation models. This control model makes it possible to support partial
dynamic reconfiguration in reconfigurable FPGAs. A case study has
also been briefly presented to validate our design methodology. Cur-
rently we have only focused on isolating controls at different levels in
Gaspard2. An ideal perspective could be a combination of the different
control models to form a merged approach.
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